DevCourseWeb.com    Tutorials    IT & Software    Simple AXI bus Design using Verilog HDL

Simple AXI bus Design using Verilog HDL

 Admin0,

AXI in easy understand

AMBA is an open standard for SoC design created by Arm to allow for high-performance, modular, and reusable designs that work right the first time while minimizing both power and silicon.

What you’ll learn

  • Concept of AMBA bus protocol.
  • Concept of AXI Bus.
  • Design and implementation of AXI bus using Verilog HDL.
  • Verification of AXI bus.

Course Content

  • Course Introduction –> 3 lectures • 7min.
  • AXI bus –> 8 lectures • 20min.
  • Implementation of Simple AXI bus –> 2 lectures • 3min.
  • Source code –> 4 lectures • 34min.

Auto Draft

Requirements

AMBA is an open standard for SoC design created by Arm to allow for high-performance, modular, and reusable designs that work right the first time while minimizing both power and silicon.

This course discusses the AMBA, which introduced the Advanced Extensible Interface (AXI) protocol.

Originally conceived for high-frequency systems, the AXI protocol was designed to meet the interface requirements for a wide range of components, while allowing for flexibility in how those components are interconnected. Suitable for high-frequency, low-latency designs, AXI remains backward compatible with the AHB and APB from the previous AMBA revision.

Understanding AXI will give you deep insight into how an SoC works while making you a versatile and well-rounded designer.

 

Recall that the AHB (Advanced High-Performance Bus) is a single-channel bus that multiple masters and slaves use to exchange information. A priority arbiter determines which master currently gets to use the bus, while a central decoder performs slave selection. Operations are performed in bursts that can take multiple bus cycles to complete. Every burst transfer consists of an address and control phase followed by a data phase.

AXI was designed with a similar philosophy but uses multiple, dedicated channels for reading and writing. AXI is burst-based like its predecessor and uses a similar address and control phase before data exchange. AXI also includes several new features including out-of-order transactions, unaligned data transfers, cache support signals, and a low-power interface.

You can refer to AMBA AXI Protocol v1.0 for a deeper look into the AXI.